

AKIMOTO *et al.*, SN 09/975,934RCE
RCE Sub. filed 22 March 2004

Dkt. 520.35114CX1/6755-2
Page 2

IN THE CLAIMS:

1. (Currently Amended) An image display which displays image data on an image display part constructed by a display pixel array, wherein an image data input circuit inputs image data into the image display part by selecting addresses in a row direction and a column direction of the display pixel array so that the display pixel array has two neighboring areas having different frame rates (> 0);

wherein the display pixel array includes row direction address lines and column direction address lines; and

wherein display pixels of the display pixel array each include an ~~AND~~ functional a selecting circuit which is connected to one of the row direction address lines and one of the column direction address lines, and useable to select a display pixel.

2. (Previously Presented) An image display according to claim 1, further comprising:

an image data generating circuit; and

a signal transmitting circuit which wirelessly transmits image data generated by the image data generating circuit to the image data input circuit.

3. (Previously Presented) An image display according to claim 2, further comprising:

a second image display part having a smaller portability than the image display part; and

AKIMOTO *et al.*, SN 09/975,934RCE
RCE Sub. filed 22 March 2004

Dkt. 520.35114CX1/6755-2
Page 3

a second signal transmitting circuit which transmits over a wire image data generated by the image data generating circuit to the second image display part.

4. (Previously Presented) An image display according to claim 1, further comprising a frame rate selecting circuit which selects a frame rate of the display pixel array on a display pixel unit basis.

5. (Previously Presented) An image display according to claim 1, wherein the image data input circuit inputs image data having a first gradation precision into one area of the display pixel array, and inputs image data having a second gradation precision which is different from the first gradation precision into another area of the display pixel array.

6. (Previously Presented) An image display according to claim 5, wherein the image data input circuit inputs image data having only two gradations into the one area of the display pixel array.

7. (Previously Presented) An image display according to claim 1, wherein the image data is divided into frames; and

wherein the image data input circuit divides each of the frames of the image data into a first number of fields when inputting image data into one area of the display pixel array, and divides each of the frames of the image data into a second number of fields which is different from the first number of fields when inputting image data into another area of the display pixel array.

AKIMOTO *et al.*, SN 09/975,934RCE
RCE Sub. filed 22 March 2004

Dkt. 520.35114CX1/6755-2
Page 4

8. (Previously Presented) An image display according to claim 1, wherein when a shape or a position of an area of the display pixel array into which image data is being inputted at a first frame rate which is different from a second frame rate at which image data is being inputted into another area of the display pixel array changes, the image data input circuit preferentially inputs image data into the area of the display pixel array having the changed shape or position.

9. (Previously Presented) An image display according to claim 1, wherein the display pixel array is a liquid crystal display pixel array using a TN (Twisted Nematic) mode liquid crystal.

10. (Currently Amended) An image display which displays image data on an image display part constructed by a display pixel array, wherein an image data input circuit inputs at least one moving image data and at least one still image data at different frame rates (> 0) into the image display part by selecting addresses in a row direction and a column direction of the display pixel array;

wherein the display pixel array includes row direction address lines and column direction address lines; and

wherein display pixels of the display pixel array each include an ~~AND~~ functional a selecting circuit which is connected to one of the row direction address lines and one of the column direction address lines, and useable to select a display pixel.

AKIMOTO *et al.*, SN 09/975,934RCE
RCE Sub. filed 22 March 2004

Dkt. 520.35114CX1/6755-2
Page 5

11. (Previously Presented) An image display according to claim 10, wherein the moving image data is inputted into the image display part in a real-time manner from generation of data.

12. (Previously Presented) An image display according to claim 10, further comprising a still image data storing circuit which temporarily stores the still image data until it is inputted into the image display part.

El
cmf
13. (Previously Presented) An image display according to claim 12, further comprising a code data storing circuit which temporarily stores two-gradation text and figure data in a predetermined code data format until it is inputted into the image display part.

14. (Currently Amended) An image display which displays image data on an image display part constructed by a display pixel array, wherein image data input means inputs image data into the image display part by selecting addresses in a row direction and a column direction of the display pixel array so that the display pixel array has two neighboring areas having different frame rates (> 0);

wherein the display pixel array includes row direction address lines and column direction address lines; and

wherein display pixels of the display pixel array each include ~~an AND functional~~ a selecting circuit which is connected to one of the row direction address lines and one of the column direction address lines, and useable to select a display pixel.

AKIMOTO *et al.*, SN 09/975,934RCE
RCE Sub. filed 22 March 2004

Dkt. 520.35114CX1/6755-2
Page 6

15. (Currently Amended) An image display which displays image data on an image display part constructed by a display pixel array, wherein image data input means inputs at least one moving image data and at least one still image data at different frame rates (> 0) into the image display part by selecting addresses in a row direction and a column direction of the display pixel array;

wherein the display pixel array includes row direction address lines and column direction address lines; and

wherein display pixels of the display pixel array each include an AND functional a selecting circuit which is connected to one of the row direction address lines and one of the column direction address lines, and useable to select a display pixel.

El
amt

16. (New) An image display according to claim 1, wherein the selecting circuit is implemented with substantially analog circuitry.

17. (New) An image display according to claim 1, wherein the selecting circuit is implemented with substantially digital circuitry.

18. (New) An image display according to claim 10, wherein the selecting circuit is implemented with substantially analog circuitry.

19. (New) An image display according to claim 10, wherein the selecting circuit is implemented with substantially digital circuitry.

AKIMOTO *et al.*, SN 09/975,934RCE
RCE Sub. filed 22 March 2004

Dkt. 520.35114CX1/6755-2
Page 7

20. (New) An image display according to claim 14, wherein the selecting circuit is implemented with substantially analog circuitry.

21. (New) An image display according to claim 14, wherein the selecting circuit is implemented with substantially digital circuitry.

22. (New) An image display according to claim 15, wherein the selecting circuit is implemented with substantially analog circuitry.

23. (New) An image display according to claim 15, wherein the selecting circuit is implemented with substantially digital circuitry.

El
encld